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Abstract 
The ISIS synchrotron at the Rutherford Appleton L
boratory in the UK now routinely uses a dual harmonic 
RF system to accelerate 
µA to run two target stations simultaneously. The accel
ation in the ISIS synchrotron is provided by six fund
mental frequency (1RF) and four second harmonic (2RF) 
RF cavities. The 1RF systems are required to sweep from 
1.3MHz to 3.1MHz during the 10ms acceleration period, 
repeated at 50Hz, with the 2RF syste
2.6MHz to 6.3MHz. The existing analogue LLRF control 
system has been in service for over 30 years and is now 
showing some signs of old age and spare parts are beco
ing difficult to source. In order to overcome this and to 
give more stable 
each of the cavities, changes have been made to the LLRF 
control system. A new FPGA based combined frequency 
law generator / master oscillator has been implemented 
using “off-the
based FlexRIO modules. This initial design has been 
successfully used during the ISIS operational cycles for 
over three years. This paper reports on the commissioning 
of the FlexRIO system, the implementation and recent 
testing of the cavity control l
al replacement of remaining parts of the LPRF system.
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ring where they a
before extraction and transport to the target station (TS1). 
The proton beam i
loaded RF cavities.
current ranging from 200A to 2000A during the 10ms 
accelerating period to tune the cavity from 1.3MHz at 
injection to 3.1MHz at extraction. Since then, there have 
been several upgrades to the machine. These include the 
addition, at the turn of the millennium, of four second 
harmonic (H=4)
to 6.3MHz. These enabled the stable acceleration of the 
higher beam current needed to supply a second target 
station (TS2 at 10Hz) and whilst maintaining the same 
mean beam current to TS1 and
target at 40Hz.
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sponding to the RF frequency. This voltage is then 
summed with the outputs of the 
phase loop (which damps beam dipole oscillations), the 
radial loop (
beam) and the bunch length loop (designed to damp qua
rupole beam oscillations and ease extraction between the 
two bunches) and then fed into the Master Oscillator. 
Within the beam loops, the RF system has
control loops to control the amplitude, phase and tuning 
of each RF cavity as depicted in figure 1.
 
Figure 1
The original analogue controls for these systems have 
been in place, now, for over
recent 2RF controls are showing signs of ageing and 
sourcing replacement components is becoming increa
ingly difficult.
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Following the commissioning of the 2RF systems in 
2004, plans were made to design 
FLG and Master Oscillator [2] modules
based on the then new Lattice FPGA devices. These mo
ules were never fully commissioned, partly due to staff 
turnover, but their designs were used to inform the later 
Digital
At this
forward beam compensation (FFBC) units. These had 
been installed to compensate for beam loading of the RF 
cavities as beam intensities increased by applying a vari
ble gain and d
summing with the RF drive signal to the cavity from the 
LLRF system. 
tal filter implemented
within a National Instrument
It soon becam
might be able to provide a
of the LLRF control system. To this end an initial Master 
Osci
to investigate the 
was pr
 ________________________________
† Andrew.Seville@stfc.ac.uk
 
which
: ISIS Synchrotron LLRF Co
 
OBSOLESCENCE
-LPRF upgrade project.
 time, plans were made to upgrade the feed
elay to a beam intensity signal, before 
The upgrade design 
e apparent that the FlexRIO platform 
llator design was implemented on the 
oduced in around six months, which co
___________
, Didcot
 maintains the horizontal position of the 
 
 
 on the new FlexRIO FPGA 
s PXI crate.
 means of
potential for this approach.
___________  
 
, UK
3 beam loops: the b
  
ntrol System.
35 years. Even the more 
 PLANNING
replacement units for the 
. 
included a swept dig
 
 replacement for more 
FPGA 
  
eam 
d-
 
 individual 
 
s-
 
These were 
d-
-
a-
i-
module, 
module
 The design 
mpared 
 
 
favourably to the 3 years it had taken for the 
Lattice FPGA 
The use of the FlexRIO platform fit
limited resources: a small RF team already suppor
operation of an operational machine running 24/7 for 200 
days per year. Buying “off
save considerable development time. 
View licence agreement in place with
ments, which include
opment mod
community on site at RAL
on both for su
DIGITAL LLRF DEVELOP
A staged impleme
was adopted, starting 
Oscillator (MO), and then 
replace more and more of the existing sy
suited to the reconfigurable n
and would also allow conf
grow follow
projects using 
Diagnostics 
the deployed digital sy
would have to be si
FPGA code 
period of d
beam, howev
usually sched
each user cycle.
The MO code was i
module and front end tran
2013. In August 2014, this had been e
the functionality of the
Master Oscillator, within 
crate, as shown in figure 2.
 
Figure 2: Digital FLG /Master Oscillator
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The phase transient during beam injection for the ana-
logue amplitude / phase controlled cavity was ~30º com-
pared with ~5º for the digital IQ controlled cavity. One 
can also see that the IQ controlled cavity amplitude pro-
file appears much smoother. 
These results were very encouraging and plans were 
made to deploy the design for all ten RF cavities. Several 
more FPGA modules would be required for the operation-
al deployment for this number of systems, with sufficient 
spares. In early 2019, the FLG FPGA module and 4-
channel digitiser were replaced by a Kintex 7 PXIe7971R 
FPGA module and NI5783 4-channel transceiver adapter, 
as the FPGA utilisation was approaching 90% and a larg-
er device would speed up compilation times and the addi-
tional 4 DAC channels on the new transceiver adapter 
could then be used to generate auxiliary signals such as 
the Frequency Law signal sent to the Beam Intensity 
monitor and an RF sweep used for machine extract tim-
ing. This would also allow the PXIe7966 FPGA modules 
already purchased as FLG FPGAs to be re-deployed as 
spare LO FPGA modules. 
The new design with a digital IQ controller was de-
ployed on the single 1RF cavity for the beginning of the 
ISIS user cycle in June 2019. However, 3 hours into the 
user cycle, the system lost synchronisation between some 
of the LO FPGAs, causing dramatic beam losses. Previ-
ously the system had been running stably for more than a 
week. The 4 channel digitiser adapter and Virtex-5 FPGA 
module were reinstated as FLG FPGA and beam was 
restored for the rest of the user cycle.  
Subsequent investigations found differences in the 
clock implementation on new 7971R FPGA module lead-
ing to additional 2.5ns delay. This was just sufficient to 
cause sporadic loss of synchronisation. The FLG FPGA 
code was then changed to reduce the Finc bit clock rate to 
20MHz (previously 40MHz), which would give sufficient 
room for any jitter on the bit transfer to fall well within 
the Finc bit update clock period. 
The updated FLG code was commissioned on the Kin-
tex-7 FPGA module and 4 channel transceiver adapter 
and this was deployed for the beginning of the ISIS user 
cycle starting on 10th September and has been successful-
ly running to date. The six fundamental cavities are now 
controlled with the digital IQ loop, though due to prob-
lems elsewhere on the machine, available time to setup 
the digital feedforward beam compensation the systems 
was limited, so we are operating with traditional grid-
voltage input to the cavity tuning loop and also using the 
analogue FFBC system until the next user cycle. 
CONCLUSIONS & FUTURE WORK  
The choice of the NI PXIe platform gave a fast route to 
implement the initial simple system designs but did then 
add constraints to the full design, requiring some lateral-
thinking solutions to be developed. The reconfigurable 
aspect of the FPGA modules enabled a gradual implemen-
tation of the system, which built confidence during the 
initial operation as a combined Frequency law generator / 
Master oscillator, and gave the ability to test individual 
‘add-on’ pieces of code functionality during machine 
development time, prior to operational deployment. This 
approach may have led to a longer development time than 
designing a new, fully functioning system. 
However, the system has now been successfully com-
missioned for operational use in controlling the ISIS syn-
chrotron RF cavities. The use of a digital IQ loop has 
given improved performance over the existing analogue 
amplitude and phase loops. Should feedforward beam 
compensation still be necessary, it will be implemented 
within the FPGA, allowing the ageing analogue beam 
compensation units to be removed and reduce machine 
downtime.  
The digital IQ loop control will be deployed for all 10 
RF cavities, with triggered virtual oscilloscope signals 
and an updated ISIS VISTA controls interface in early 
2020. Also, the FLG FPGA code will be updated to use 
the Wall Current monitor signal to directly operate the 
beam phase and also the bunch length loops and also to 
provide the auxiliary signals for extraction triggering etc. 
Further development is required to operate the cavity 
tuning loop (beyond the current production of the RF 
sweep fed into the existing analogue system). This may 
require moving the feed forward beam compensation code 
onto the FLG FPGA, to allow room for the cavity tuning 
IQ demodulation on the LO FPGAs. 
Future work will include updating the LLRF system in 
response to changing requirements caused by upgrades to 
the cavity high power drive amplifiers and bias regulators. 
We also aim to reduce the RF power budget by 10-20% 
with the use of beam triggered RF. 
The LLRF team will be providing support for the LLRF 
system for the ISIS Front Test Stand [4,5], which has an 
initial design using the same NI PXI-e platform hardware. 
Many of the techniques and code (eg VISTA controls 
interface, IQ loops, etc.) may be re-used for this project. 
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